

# Lec 3 Register Allocation



## # The problem

$d \leftarrow s_1 * s_2 \quad \rightsquigarrow \quad r1d \leftarrow \text{eax} * 4(\text{rsp})$

stack location

### Register interference

```

x ← 14
y ← 15 + x
z ← x + y
return z
    
```

can't use same reg for x, y


```

x ← 14
y ← 15 + x
z ← 4 + y
return z
    
```


fine to reuse reg for x and y

## # Intermediate repr for reg allocation

- 3-addr abs. asm
- 2-addr abs. asm
- abs. x86




▷ reserve a reg for later conversion




## # Spill minimisation

Today: graph-based, greedy allocator

- Steps
- Build interference graph  
 $V = \{ \text{regs} \} \cup \{ \text{temps} \}$   
 $E = \{ \text{interferences} \}$  ← note the regs already form a clique



2. Find k-colouring with minimised k



3. Assign colours to regs & stack location

- if n colour < n regs then good
- else decide which colour to spill

later: possible to do lifespan splitting to reduce interference

## # Implementation

Problem... deciding if two temps interfere is UNDECIDABLE!

Proof HALT  $\leq$  INTERFERE

```

MHALT (⟨M, x⟩):
  M'(y):
    x ← 5 } distinct from temps
            } inside M's code
    y ← 6
    run M(x)
    ret ← x + y
    return
  return MINTERFERE (⟨M', ε⟩)
    
```

Workaround: over approximate — be safe when unsure


## ▷ Liveness Analysis

{ in := right before line  
 at/on := on the line?  
 out := right after line } ← confusing

Def temp t is live at line l if t might be used in future computation

▷ Work backward strategy for LI

- temp t is live at line l if any of:
- t is read at l
  - t is live at line l+1 and not written at line l



Turning this into graph (options)

- edge for overlapping live ranges at any point viz. both alive on same line — overapproximates
- edge if any of:
  - For every instruction  $d \leftarrow s_1 \oplus s_2$ , if t is live-in of next instruction, add edge  $\{d, t\}$   
 ↳ hope is that  $s_1, s_2$  won't be live again
  - For every move  $d \leftarrow s$ , add edge  $\{d, t\}$  for  $t \notin \{s, d\}$  that is live-in of next instruction  
 ↳ if d, s not changed in future,  $d = s$  so one can give them same reg  
 ↳ but we don't want to write to t's reg, if t needs to be alive

Either options gives valid graph.

Note less edges  $\Rightarrow$  better graph